[10] <4.11> How many register read ports should the processor have to avoid any resource hazards due to register reads?
| 4.33.1 This exercise explores how branch prediction affects performance of a deeply pipelined multiple-issue processor. Problems in this exercise refer to a processor with the following number of pipeline stages and instructions issued per cycle: [10] <4.11> How many register read ports should the processor have to avoid any resource hazards due to register reads? | |
| View Solution | |
| << Back | Next >> |