4.37.3 [10] <4.6, 4.14> Assume that we already have a single-cycle design. How many bits in total do we need for pipeline registers to implement the pipelined design?
The remaining three problems in this exercise assume that components of the datapath have the following latencies:
