4.7.1
In this exercise we examine how latencies of individual components of the datapath affect the clock cycle time of the entire datapath, and how these components are utilized by instructions. For problems in this exercise, assume the following latencies for logic blocks in the datapath:
What is the clock cycle time if the only types of instructions we need to support are ALU instructions (ADD, AND, etc.)?