5.17.2 [15] <5.10> Shared cache latency increases with the CMP size. Choose the best design if the shared cache latency doubles. Offchip bandwidth becomes the bottleneck as the number of CMP cores increases. Choose the best design if offchip memory latency doubles. | |
| View Solution | |
| << Back | Next >> |